

GK7CP6S/GK5CN6X

PAGE CONTENT

1.	INDEX	40.	VCC SW
2.	SYSTEM BLOCK DIAGRAM	41.	+1.2VS/+2.5VS
3.	POWER DIAGRAM & SEQUENCE	42.	VCCGT / VCORE
4.	GPIO & Power Consumption	43.	VCCSA
5.	CPU SKL-H : DDR4 CH-A	44.	TP/LED/WEBCAM/USB
6.	CPU SKL-H : DDR4 CH-B	45.	Intel Lan(I217)
7.	CPU SKL-H : PEG/DMI	46.	GFX-PCIE
8.	CPU SKL-H : DDI/EDP	47.	FrameBuffer A
9.	CPU SKL-H : MISC/CLK/JTAG/CF	48.	FrameBuffer A_VRAM
10.	CPU SKL-H : GND	49.	FrameBuffer A_VRAM
11.	CPU SKL-H : VCC	50.	Frame Buffer B
12.	CPU SKL-H : VCCGT/VCCGT_X	51.	Frame Buffer B_VRAM
13.	CPU SKL-H : VCCSA/VCCIO/VDDQ	52.	Frame Buffer B_VRAM
14.	CPU SKL-H : VCCOPC/RSVD	53.	PEX_VDD/3V3_ON
15.	CPU SKL-H : RSVD	54.	GFX NVDD FBVDDQ_MEM
16.	PCH SKL-H : SPI	55.	Decoupling capacitor
17.	PCH SKL-H : DMI/PCIE/USB	56.	Unused IPFA_B_C_D_E_F
18.	PCH SKL-H : SATA/PCIE	57.	BIOS_XTAL_External SS
19.	PCH SKL-H : AUDIO/SMBUS/JTAG	58.	GPIO, Thermal Sensor, I2C
20.	PCH SKL-H : DDI CONTROL	59.	STRAP
21.	PCH SKL-H : USB3/LPC	60.	SV3H612V 3D VOL
22.	PCH SKL-H : CLK	61.	change list1
23.	PCH SKL-H : POWER	62.	change list2
24.	PCH SKL-H : GSP/UART/I2C	63.	change list3
25.	PCH SKL-H : GND/RSVD		
26.	DDR4 SODIMM-A		
27.	DDR4 SODIMM-B		
28.	EDP		
29.	HDMI		
30.	EC IT8528E/BIOS/KB CONN		
31.	PSW/HIGH-SPEED		
32.	HDD/ODD /MINI CARD		
33.	LAN RTL8118AG		
34.	CODEC(ALC269Q)/INT MIC/SPKR		
35.	EXT_MIC/USB/FAN/G-sen		
36.	BATT IN/CHARGER(OZ8690)		
37.	DC IN(TPD-M-Resis)/HOLE		
38.	+5VA/+3.3VA		
39.	+1.0VA_PCH/VCCIO		

M/B Schematic Version Change List


[illegible]

Daughter Board Schematic Version Change List


[illegible]


 Tong Fang(Suzhou) Export Processing Zone No.200 Central Suzhou Suzhou Industrial Park, China TEL: (0512) 52829228 cs@tongfang.com	
Title INDEX	
Size Custom	Document Number GK5CN6X
Date: Friday, September 14, 2018	
Sheet 1 of 76	
Rev VA	

SYSTEM BLOCK DIAGRAM



POWER ON SEQUENCE







G85KN			G15KN		
ITE8528 GPIO			ITE8528 GPIO		
		Default			Default
		pull/weak			
GPP_F2[PCH_BL_PWM]	DEL		GPA0	PWR_LED_GREEN	UP / GPIO
GPP_F2[P/P_LED_PWM]			GPA1	T/P_LED_PWM	UP / GPIO
GPP_F19[PWR_LED_BLUE]			GPA2	PWR_LED_BLUE	UP / GPIO
GPA3	PWR_LED_RED	UP / GPIO	GPA3	PWR_LED_RED	UP / GPIO
GPA4	PID_1_CHG_R_LED	UP / GPIO	GPA4	PID_1_CHG_R_LED	UP / GPIO
GPA5	PID_2_PWR_LED	UP / GPIO	GPA5	PID_2_PWR_LED	UP / GPIO
GPA6	ME_KB_LED	UP / GPIO	GPA6	ME_KB_LED	UP / GPIO
GPA7	Board ID	UP / GPIO	GPA7	Board ID	UP / GPIO
GPB0	PM_SLP_S4#	UP / GP1	GPB0	PM_SLP_S4#	UP / GP1
GPB1	PM_SLP_S3#	UP / GP1	GPB1	PM_SLP_S3#	UP / GP1
GPB2	GPU_AAMP_N	IN / GP1	GPB2	GPU_AAMP_N	IN / GP1
GPB3	BAT_SMBCLK	Z / GP1	GPB3	BAT_SMBCLK	Z / GP1
GPB4	BAT_SMBDAT	Z / GP1	GPB4	BAT_SMBDAT	Z / GP1
GPB5	H_A20GATE	Z / GPIO	GPB5	H_A20GATE	Z / GPIO
GPB6	H_A20GATE	UP / GP1	GPB6	H_A20GATE	UP / GP1
GPB7	SAFTY_PROTECT	IN / GP1	GPB7	SAFTY_PROTECT	IN / GP1
GPC0	LAN_PWR	IN / GP1	GPC0	LAN_PWR	IN / GP1
GPC1	SMBCLK_EC	Z / GP1	GPC1	SMBCLK_EC	Z / GP1
GPC2	SMBDAT_EC	Z / GP1	GPC2	SMBDAT_EC	Z / GP1
GPC3	SENBAT_V	IN / GPIO	GPC3	SENBAT_V	IN / GPIO
GPC4	FAN_enable0	IN / GPIO	GPC4	FAN_enable0	IN / GPIO
GPC5	SYS_PWRON	IN / GPIO	GPC5	SYS_PWRON	IN / GPIO
GPC6	Boost_FAN_EN1	IN / GPIO	GPC6	Boost_FAN_EN1	IN / GPIO
GPC7	+2.5VS_ON	UP / GPIO	GPC7	+2.5VS_ON	UP / GPIO
GPD0	ADAP_IN	UP / GP1	GPD0	ADAP_IN	UP / GP1
GPD1	PWRBTN#	UP / GPIO	GPD1	PWRBTN#	UP / GPIO
GPD2	PI1_RST#	UP / GP1	GPD2	PI1_RST#	UP / GP1
GPD3	HDMI_HPD	UP / GP1	GPD3	HDMI_HPD	UP / GP1
GPD4	EC_EXTSMI#	UP / GP1	GPD4	EC_EXTSMI#	UP / GP1
GPD5	ME_WES#	UP / GPIO	GPD5	ME_WES#	UP / GPIO
GPD6	FAN0_detect	IN / GPIO	GPD6	FAN0_detect	IN / GPIO
GPD7	FAN1_detect	IN / GPIO	GPD7	FAN1_detect	IN / GPIO
GPD8	LID#	IN / GP1	GPD8	LID#	IN / GP1
GPE1	EG_DA		GPE1	+1.2VS_ON	IN / GP1
GPE2	EG_Cycle_start		GPE2	PWR_USAGE	IN / GPIO
GPE3	EG_CLK		GPE3	EXT_WIFI_ON	IN / GPIO
GPE4	PWRSW	UP / GP1	GPE4	PWRSW	UP / GP1
GPE5	LVDS_VIN	IN / GPIO	GPE5	LVDS_VIN	IN / GPIO
GPE6	WLAN_ON	IN / GPIO	GPE6	WLAN_ON	IN / GPIO
GPE7	AMP_MUTE#	UP / GPIO	GPE7	AMP_MUTE#	UP / GPIO
GPF0	PANEL_VCC	UP / GPIO	GPF0	DGPU_EN_EC	UP / GPIO
GPF1	PCH_PWRON	UP / GP1	GPF1	PCH_PWRON	UP / GP1
GPF2	BT_ON	UP / GPIO	GPF2	BT_ON	UP / GPIO
GPF3	Q_key1	UP / GP1	GPF3	Q_key1	UP / GP1
GPF4	TP_CLK	UP / GP1	GPF4	TP_CLK	UP / GP1
GPF5	TP_DATA	UP / GP1	GPF5	TP_DATA	UP / GP1
GPF6	EC_PEC1	UP / GP1	GPF6	EC_PEC1	UP / GP1
GPF7	RUN_ON	UP / GP1	GPF7	RUN_ON	UP / GP1
GPQ0	PANEL_1.3V_ON	Z / GPIO	GPQ0	PANEL_1.3V_ON	Z / GPIO
GPQ1	Reserved for AC rc	IN/GP1/ID0	GPQ1	Reserved for AC rc	IN/GP1/ID0
GPQ2	CPUCORE_ON	Z / GPIO	GPQ2	CPUCORE_ON	Z / GPIO
GPQ6	WEBCAM_ON	Z / GPIO	GPQ6	WEBCAM_ON/SUS_ON	Z / GPIO
GPB0	PM_CLKRUN#	IN/GP1/ID0	GPB0	PM_CLKRUN#	IN/GP1/ID0
GPB1	PCH_BL_EN	IN/GP1/ID0	GPB1	PCH_BL_EN	IN/GP1/ID0
GPB2	ID_DET	IN/GP1/ID0	GPB2	ID_DET	IN/GP1/ID0
GPB3	DGPU_EN_EC_Keep	IN/GP1/ID0	GPB3	DGPU_EN_EC_Keep	IN/GP1/ID0
GPB4	DGPU_RST_EC#	IN/GP1/ID0	GPB4	DGPU_RST_EC#	IN/GP1/ID0
GPB5	HYB_ON#	IN/GP1/ID0	GPB5	HYB_ON#	IN/GP1/ID0
GPB6	Clear CMOS	IN/GP1/ID0	GPB6	Clear CMOS	IN/GP1/ID0
GP10	Boost_FAN_EN	/GP1/2	GP10	Boost_FAN_EN	/GP1/2
GP11	PANEL_DETECT	/GP1/2	GP11	EC_OVERT_NVVDD#	/GP1/2
GP12	PCIE_WAKE#	/GP1/2	GP12	PCIE_WAKE#/DGPU_RST#	/GP1/2
GP13	FAN_enable1	/GP1/2	GP13	FAN_enable1	/GP1/2
GP14	BAT_I	/GP1/2	GP14	BAT_I	/GP1/2
GP15	BATT_TEMP	/GP1/2	GP15	BATT_TEMP	/GP1/2
GP16	Idapter_I bat	/GP1/2	GP16	Idapter_I bat	/GP1/2
GP17	BAT_V	/GP1/2	GP17	BAT_V	/GP1/2
GPJ0	EC_BL_ON	/GP0/2	GPJ0	EC_BL_ON	/GP0/2
GPJ1	EC_PROCHOT	/GP0/2	GPJ1	EC_PROCHOT	/GP0/2
GPJ2	FAN_CTRL0	/GP0/2	GPJ2	FAN_CTRL0	/GP0/2
GPJ3	BATT_VA_OFF#	/GP0/2	GPJ3	BATT_VA_OFF#	/GP0/2
GPJ4	FAN_CTRL1	/GP0/2	GPJ4	FAN_CTRL1	/GP0/2
GPJ5	CHG_REF	/GP0/2	GPJ5	CHG_REF	/GP0/2
GPQ0	LPC_AD0	/GP1/2	GPQ0	LPC_AD0	/GP1/2
GPQ1	LPC_AD1	/GP1/2	GPQ1	LPC_AD1	/GP1/2
GPQ2	LPC_AD2	/GP1/2	GPQ2	LPC_AD2	/GP1/2
GPQ3	LPC_AD3	/GP1/2	GPQ3	LPC_AD3	/GP1/2
GPQ4	CLK_EC_LPC	/GP1/2	GPQ4	CLK_EC_LPC	/GP1/2
GPQ5	LPC_FRAME#	/GP1/2	GPQ5	LPC_FRAME#	/GP1/2
GPQ6	INT_SERIRQ	/GP1/2	GPQ6	INT_SERIRQ	/GP1/2

EXT EC		
ITE8302 GPIO		
		Default
		pull/weak
GPIO4	EXT_WIFI_ON	UP / GPIO
GPIO5	EC_OVERT_NVVDD#	UP / GPIO
GPIO7	DGPU_RST_EC#_keep	UP / GPIO
GPIO9	SUS_ON	UP / GPIO
GPIO11	CTL3	UP / GPIO
GPIO13	CTL2	UP / GPIO
GPIO18	EXT_Q_key0	UP / GPIO
GPIO25	EXT_Q_key1	UP / GPIO
GPIO22	PWR_USAGE	UP / GP1
GPIO24	+1.2VS_ON	UP / GP1
GPIO26	LID1#	IN / GP1
GPIO27	DGPU_RST_EC#	Z / GP1
GPIO28	PM_RSMRST#	Z / GP1
GPIO31	DGPU_EN_EC_Keep	Z / GPIO
GPIO33	DGPU_EN_EC	UP / GP1
GPIO35	Clear CMOS	IN / GP1


SMBUS BLOCK








Tong Fang(Suzhou)
Export Processing Suzhou No.200 Central Building Road
Suzhou Industrial Park, China
TEL: 0512-62829228 <ChgA>

Doc	Document	Number	Rev
001	CPU CFL-H : DDR4 CH-A/CH-B	001	1.0
002	Doc	002	1.0
003	Doc	003	1.0
004	Doc	004	1.0
005	Doc	005	1.0
006	Doc	006	1.0
007	Doc	007	1.0
008	Doc	008	1.0
009	Doc	009	1.0
010	Doc	010	1.0
011	Doc	011	1.0
012	Doc	012	1.0
013	Doc	013	1.0
014	Doc	014	1.0
015	Doc	015	1.0
016	Doc	016	1.0
017	Doc	017	1.0
018	Doc	018	1.0
019	Doc	019	1.0
020	Doc	020	1.0
021	Doc	021	1.0
022	Doc	022	1.0
023	Doc	023	1.0
024	Doc	024	1.0
025	Doc	025	1.0
026	Doc	026	1.0
027	Doc	027	1.0
028	Doc	028	1.0
029	Doc	029	1.0
030	Doc	030	1.0
031	Doc	031	1.0
032	Doc	032	1.0
033	Doc	033	1.0
034	Doc	034	1.0
035	Doc	035	1.0
036	Doc	036	1.0
037	Doc	037	1.0
038	Doc	038	1.0
039	Doc	039	1.0
040	Doc	040	1.0
041	Doc	041	1.0
042	Doc	042	1.0
043	Doc	043	1.0
044	Doc	044	1.0
045	Doc	045	1.0
046	Doc	046	1.0
047	Doc	047	1.0
048	Doc	048	1.0
049	Doc	049	1.0
050	Doc	050	1.0
051	Doc	051	1.0
052	Doc	052	1.0
053	Doc	053	1.0
054	Doc	054	1.0
055	Doc	055	1.0
056	Doc	056	1.0
057	Doc	057	1.0
058	Doc	058	1.0
059	Doc	059	1.0
060	Doc	060	1.0
061	Doc	061	1.0
062	Doc	062	1.0
063	Doc	063	1.0
064	Doc	064	1.0
065	Doc	065	1.0
066	Doc	066	1.0
067	Doc	067	1.0
068	Doc	068	1.0
069	Doc	069	1.0
070	Doc	070	1.0
071	Doc	071	1.0
072	Doc	072	1.0
073	Doc	073	1.0
074	Doc	074	1.0
075	Doc	075	1.0
076	Doc	076	1.0
077	Doc	077	1.0
078	Doc	078	1.0
079	Doc	079	1.0
080	Doc	080	1.0
081	Doc	081	1.0
082	Doc	082	1.0
083	Doc	083	1.0
084	Doc	084	1.0
085	Doc	085	1.0
086	Doc	086	1.0
087	Doc	087	1.0
088	Doc	088	1.0
089	Doc	089	1.0
090	Doc	090	1.0
091	Doc	091	1.0
092	Doc	092	1.0
093	Doc	093	1.0
094	Doc	094	1.0
095	Doc	095	1.0
096	Doc	096	1.0
097	Doc	097	1.0
098	Doc	098	1.0
099	Doc	099	1.0
100	Doc	100	1.0



 同方国际信息技术有限公司			Tong Fang(Suzhou) Export Processing Zong.No.200 Central SuHong R Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr4>		
Title CPU CFL-H : DD/EDP					
Size A	Document Number GK5CN6X				Rev VA
Date: Friday, September 14, 2018		Sheet 8 of 76			







Tong Fang(Suzhou)
Export Processing Zone No.200 Central Suzhou Road
Suzhou Industrial Park, China
TEL:0512-62829228 <OrgAddn>


CPU CFL-H : GND


Size: Custom Document Number: GKSCN6X Rev: V A

Date: Friday, September 14, 2018 Sheet: 10 of 76












Tong Fang(Suzhou) 同方国际信息技术有限公司 Export Processing Zone, No. 200 Central Suzhou Industrial Park, China TEL: 0512-62829228 <OrgAddr4>		
Title PCH CFL-H : SPI		
Size A	Document Number GK5CN6X	Rev VA
Date: Friday, September 14, 2018 Sheet 15 of 76		







SMBALERT# (IPD)	TSD Confidentiality
0	(Disable)(default)
1	enable


SMBALERT# (IPD)	eSPI or ePC
0	LPC(default)
1	eSPI


SMBALERT# (IPD)	DCI-OCB
0	(Disable)(default)
1	enable

HDA_SDO (IPD)	Flash Descriptor Security Override
0	HE Enable security (Default)
1	HE Disabled security

Tong Fang (Suzhou)
Export Processing Zone No. 200 Central Suzhou Road
Suzhou Industrial Park, China
TEL: 0512-68292288 <OnAdd>

File	PCH CFL-H: HDA/SMBUS/PM/JTG		
Doc Number	Document Number	Rev	VA
Customer	GKSCNEX		
Date	Tuesday, September 18, 2018	Sheet	18 of 78



 同方国际信息技术有限公司

Tong Fang(Suzhou)
Export Processing Zong.No.200 Central SuHong R
Suzhou Industrial Park,China
TEL:0512-62829228 <OrgAddr4>

Title

PCH CFL-H : DDI CONTROL

Size

Document Number

Rev

A

GK5CN6X

V A

Date:


Friday, September 14, 2018

Sheet

19

of

76






Diagram illustrating the PCH CFL-H:GSP/UART12C/CNV1 pin connections and component values.

Pin Header Connections:

- Pin 1:** GPP_B22/GSP11_MOS1 (1P0) - 0/weak internal pull down
- Pin 2:** GPP_B18/GSP10_MOS1 (1P0) - 0
- Pin 3:** Boot BIOS Strap Bit - SPI
- Pin 4:** No Reboot - Disable No Reboot mode (default)
- Pin 5:** No Reboot - Enable No Reboot mode

Component Values:


- Resistors:** R364, R365, R376, R374, R363, R362, R361, R360, R359, R358, R357, R356, R355, R354, R353, R352, R351, R350, R349, R348, R347, R346, R345, R344, R343, R342, R341, R340, R339, R338, R337, R336, R335, R334, R333, R332, R331, R330, R329, R328, R327, R326, R325, R324, R323, R322, R321, R320, R319, R318, R317, R316, R315, R314, R313, R312, R311, R310, R309, R308, R307, R306, R305, R304, R303, R302, R301, R300, R299, R298, R297, R296, R295, R294, R293, R292, R291, R290, R289, R288, R287, R286, R285, R284, R283, R282, R281, R280, R279, R278, R277, R276, R275, R274, R273, R272, R271, R270, R269, R268, R267, R266, R265, R264, R263, R262, R261, R260, R259, R258, R257, R256, R255, R254, R253, R252, R251, R250, R249, R248, R247, R246, R245, R244, R243, R242, R241, R240, R239, R238, R237, R236, R235, R234, R233, R232, R231, R230, R229, R228, R227, R226, R225, R224, R223, R222, R221, R220, R219, R218, R217, R216, R215, R214, R213, R212, R211, R210, R209, R208, R207, R206, R205, R204, R203, R202, R201, R200, R199, R198, R197, R196, R195, R194, R193, R192, R191, R190, R189, R188, R187, R186, R185, R184, R183, R182, R181, R180, R179, R178, R177, R176, R175, R174, R173, R172, R171, R170, R169, R168, R167, R166, R165, R164, R163, R162, R161, R160, R159, R158, R157, R156, R155, R154, R153, R152, R151, R150, R149, R148, R147, R146, R145, R144, R143, R142, R141, R140, R139, R138, R137, R136, R135, R134, R133, R132, R131, R130, R129, R128, R127, R126, R125, R124, R123, R122, R121, R120, R119, R118, R117, R116, R115, R114, R113, R112, R111, R110, R109, R108, R107, R106, R105, R104, R103, R102, R101, R100, R99, R98, R97, R96, R95, R94, R93, R92, R91, R90, R89, R88, R87, R86, R85, R84, R83, R82, R81, R80, R79, R78, R77, R76, R75, R74, R73, R72, R71, R70, R69, R68, R67, R66, R65, R64, R63, R62, R61, R60, R59, R58, R57, R56, R55, R54, R53, R52, R51, R50, R49, R48, R47, R46, R45, R44, R43, R42, R41, R40, R39, R38, R37, R36, R35, R34, R33, R32, R31, R30, R29, R28, R27, R26, R25, R24, R23, R22, R21, R20, R19, R18, R17, R16, R15, R14, R13, R12, R11, R10, R9, R8, R7, R6, R5, R4, R3, R2, R1, R0.
- Capacitors:** C364, C365, C376, C374, C363, C362, C361, C360, C359, C358, C357, C356, C355, C354, C353, C352, C351, C350, C349, C348, C347, C346, C345, C344, C343, C342, C341, C340, C339, C338, C337, C336, C335, C334, C333, C332, C331, C330, C329, C328, C327, C326, C325, C324, C323, C322, C321, C320, C319, C318, C317, C316, C315, C314, C313, C312, C311, C310, C309, C308, C307, C306, C305, C304, C303, C302, C301, C300, C299, C298, C297, C296, C295, C294, C293, C292, C291, C290, C289, C288, C287, C286, C285, C284, C283, C282, C281, C280, C279, C278, C277, C276, C275, C274, C273, C272, C271, C270, C269, C268, C267, C266, C265, C264, C263, C262, C261, C260, C259, C258, C257, C256, C255, C254, C253, C252, C251, C250, C249, C248, C247, C246, C245, C244, C243, C242, C241, C240, C239, C238, C237, C236, C235, C234, C233, C232, C231, C230, C229, C228, C227, C226, C225, C224, C223, C222, C221, C220, C219, C218, C217, C216, C215, C214, C213, C212, C211, C210, C209, C208, C207, C206, C205, C204, C203, C202, C201, C200, C199, C198, C197, C196, C195, C194, C193, C192, C191, C190, C189, C188, C187, C186, C185, C184, C183, C182, C181, C180, C179, C178, C177, C176, C175, C174, C173, C172, C171, C170, C169, C168, C167, C166, C165, C164, C163, C162, C161, C160, C159, C158, C157, C156, C155, C154, C153, C152, C151, C150, C149, C148, C147, C146, C145, C144, C143, C142, C141, C140, C139, C138, C137, C136, C135, C134, C133, C132, C131, C130, C129, C128, C127, C126, C125, C124, C123, C122, C121, C120, C119, C118, C117, C116, C115, C114, C113, C112, C111, C110, C109, C108, C107, C106, C105, C104, C103, C102, C101, C100, C99, C98, C97, C96, C95, C94, C93, C92, C91, C90, C89, C88, C87, C86, C85, C84, C83, C82, C81, C80, C79, C78, C77, C76, C75, C74, C73, C72, C71, C70, C69, C68, C67, C66, C65, C64, C63, C62, C61, C60, C59, C58, C57, C56, C55, C54, C53, C52, C51, C50, C49, C48, C47, C46, C45, C44, C43, C42, C41, C40, C39, C38, C37, C36, C35, C34, C33, C32, C31, C30, C29, C28, C27, C26, C25, C24, C23, C22, C21, C20, C19, C18, C17, C16, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, C5, C4, C3, C2, C1, C0.


Pin Connections:

- Pin 1:** GPP_B22/GSP11_MOS1 (1P0) - 0/weak internal pull down
- Pin 2:** GPP_B18/GSP10_MOS1 (1P0) - 0
- Pin 3:** Boot BIOS Strap Bit - SPI
- Pin 4:** No Reboot - Disable No Reboot mode (default)
- Pin 5:** No Reboot - Enable No Reboot mode


Component Values:


- Resistors:** R364, R365, R376, R374, R363, R362, R361, R360, R359, R358, R357, R356, R355, R354, R353, R352, R351, R350, R349, R348, R347, R346, R345, R344, R343, R342, R341, R340, R339, R338, R337, R336, R335, R334, R333, R332, R331, R330, R







Tong Fang(Suzhou)	
Export Processing Zone, No.200 Central Suzhou Road	
Suzhou Industrial Park, China	
TEL:0512-62829228 <OrgAddr4>	
Title: PCH CFL-H : GND/RSVD	
Size: Custom	Document Number: GK5CN6X
Date: Friday, September 14, 2018	Sheet: 24 of 76
Rev: V A	








POWER DB CONN.




PWR SW




 同方国际信息技术有限公司		Tong Fang(Suzhou) Export Processing Zong.No.200 Central SuHong Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr4>	
Title PSW/PWR DB CON			
Size A	Document Number GK5CN6X		Rev VA
Date: Friday, September 14, 2018		Sheet 31 of 76	



SATA-HDD




M.2 WIFI





M.2 SSD




CODEC ALC269Q


EXT MIC / EXT LINE IN / EXT USB JACK




FAN CONTROLLER 0




FAN CONTROLLER 1




UART debug port




LPC debug port




USB3.0 DB CONN.






Battery Voltage Detect




17.6V->BAT_V=2.2V
16.8V->BAT_V=2.1V
13.2V->BAT_V=1.65V
12.6V->BAT_V=1.575V
9.0V->BAT_V=1.125V

Charge / Discharge Detect




BAT_V
2.0225V
1.8273V
1.7597V
1.672V
1.5844V
1.4968V
1.4092V
1.3216V
1.2340V
1.1464V
1.0588V
0.9712V
0.8836V
0.7960V
0.7084V
0.6208V
0.5332V
0.4456V
0.3580V
0.2704V
0.1828V
0.0952V
0.0076V


DC IN




Discharge Resistor




HIGH-SPEED CAP



PCB HOLE




THERMAL HOLE





Tong Fang(Suzhou)	
Export Processing Zone No.200 Central Suzhou Industrial Park, China	
TEL:0512-62829228	
Title	
DC IN/TPM/D-Resis/HOLE	
Size	Document Number
B	GK5CN6X
Date:	Friday, September 14, 2018
Sheet	39 of 76
Rev	VA

5VAL Converter




3VAL Converter






Tong Fang(Suzhou) 同方国际信息技术有限公司 Export Processing Zong.No.200 Cental SuHong R Suzhou Industrial Park,China TEL:0512-62829228 <OrgAddr4>		
Title VCC SW		
Size A	Document Number GK5CN6X	Rev VA
Date: Friday, September 14, 2018 Sheet 42 of 76		

1.2VS/VTT/2.5VS




Tong Fang(Suzhou) 同方国际信息技术有限公司 Export Processing Zone No.200 Central Suzhou Rd Suzhou Industrial Park, China TEL:0512-62829228 0512-62829228		
+1.2VS/+2.5VS		
File	Document Number	Rev
Size	Document Number	VA
Date:	Friday, September 14, 2018	Sheet 43 of 76



VCCORE

VCORE: 0.55-1.52V Vboot: 0V
 Core: Iccmax=128A(H62)/140A(H82)
 Core: (TDC)IPL2=60A(4+2)/80A(6+2)/86A(8+2)
 FSW: 600kHz
 di(IccMax transient)/dt: 91A/65ms for H62
 Overboot: 200mV/30ns
 IMVP8 Domain Address HEX: 00h
 L1: 1.8m ohm
 Slew Rate: 200mV/us & 90mV/us
 PL2/PL4=90W/130W(H62)
 PL2/PL4=107W/163W(H82)

High side
 Rds(on) TYP: 10.5mohm
 Low side
 Rds(on) TYP: 3.7mohm
 MP86910B
 ITDC: 20A
 ICCMAX: 35A




Title		Tong Fang(Suzhou)	
Size		Document Number	
B		GK5CM6X	
Date:		Friday, September 14, 2018	
Sheet		45 of 76	
Rev		VA	

VCCGT

VGT:0.55V-1.52V Vboot:0V
GT: Iccmax=55A
GT: TDC=25A
FSW:600KHz
di(IccMax transient):39A
dt(Slew time for the di step):65ns
IMVP8 Domain Address HEX:01h
LL:2.65m ohm


High side
Rds(on) TYP:10.5mohm
Low side
Rds(on) TYP:3.7mohm
MP86910B
ITDC:20A
ICCMAX:35A




VCCSA


VCCSA:0.55-1.52V Vboot:1.05V
VCCSA: Iccmax=11.1A
VCCSA: TDC=10A
FSW:600KHz
di(IccMax transient):3A
dt(Slew time for the di step):200ns
IMVP8 Domain Address HEX:02h
LL:10m ohm


High side
Rds(on) TYP:19.5mohm
Low side
Rds(on) TYP:7.9mohm
MP86901A
ITDC:12A
ICCMAX:25A




Tong Fang(Suzhou) 同方国际信息技术有限公司 Export Processing Zong.No.200 Central SuHong Road Suzhou Industrial Park, China TEL:0512-62829228 <OrgAdd>			
Title NV-PCIE			
Size Custom	Document Number GK5CN6X	Rev V A	
Date: Friday, September 14, 2018	Sheet 46	of 76	











同方国际信息技术有限公司			
File			
51_GPU N18E Frame Buffer D			
Size	Document	Number	Rev
Custom		GKXCX7X	A
Date:	Friday, September 14, 2018		Sheet 51 of 76

MEM_FBA[31_0]

GDDR6: Maximum allowable case temp
=95 degree




Maximum VRAM case Temp is 85 celcibus degree




Maximum VRAM case Temp is 85 celcibus degree




Maximum VRAM case Temp is 85 celcibus degree






MEM_FBC[63_32]




MEM_FBD[31_0]


Weiling 0904
Delete VRAM due to G1
only supporting 192bits

			
Title			
58_VRAM Frame Buffer D0			
Doc	Document Number		Rev
Custom	GKXCX7X		A
Date:	Friday, September 14, 2018		Sheet 58 of 78


MEM_FBC[63_32]


Weiling 0904
Delete VRAM due to G1
only supporting 192bits


			
Title			
59_VRAM Frame Buffer D1			
Size	Document Number		Rev
Custom	GKXCX7X		A
Date:		Friday, September 14, 2018	Sheet 59 of 78



Hardware Design Guide Page282:
For IPFA/B/C/D/E/F
If an IFP link is not used, it should be NC
including power rail and signal and references
associated with LINKX







<div> </div>			
Title			
65_GPU N18E BIOS/XTAL			
Size	Document	Number	Rev
Custom		GKXCX7X	A
Date: Friday, September 14, 2018		Sheet	65 of 76

LEVEL	Voltage(V)		
	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin voltage<1.5V 0.3V<pin voltage<0.5V		

Table 11-4 FS_OVVRT Strap Enablement

Strap Name and Role			FS_OVVRT Function
ROM_SI	ROM_SO	ROM_SCLK	FS_OVVRT Function (ENABLE)
I	I	I	FS_OVVRT Function DISABLE
I	I	I	FS_OVVRT Function DISABLE
all other configurations			(Invalid; do not configure)

Note: Not configuring the strap function for the two devices in Table 11-4 must be avoided, as it results in damage to strap inputs may result.

For N18E-G2, the hardware strap (FS_OVVRT) strap is not used; ROM_SI, ROM_SO, and ROM_SCLK straps are no longer provided. The register-based method for configuring strap function is provided. This is the only method provided. This method is implemented in VBIOS code.

Based on RVL_07916_001_V10 JUNE 2017

GDDR5		Part Number	Strap	Strap 2	Strap 1	Strap 0
8Gb	Samsung	K4280325BC-HC14 C-die	0X0	L	L	L
8Gb	Micron	MT61K256M32JE-14:A A-die	0X1	L	L	H
8Gb	Hynix	H56C8H24MJR-S4C M-die	0X2	L	H	L
4Gb	Samsung		0X7	H	H	H
4Gb	Hynix		0X6	H	H	L
4Gb	Micron					

POWER

1.25V/1.35V
1.25V/1.35V
1.25V/1.35V N18E-G2 only

- **SMB_ALT_ADDR Enable:** This strap function allows a separate SMBus address to be configured, so that graphics circuits with multiple L1Us can have separate address functions for a GPU. In dual GPU configurations, use a different address for one GPU (the other GPU function is disabled) to avoid conflict between the two GPUs. SMBus alt. the "SMB_ALT_ADDR disabled" setting (0) is correct for single L1U graphics circuits.
- **DEVID_SEL:** DEVID_SEL defines an original and a rebrand. Device ID on a new GPU device. This device ID select strap allows selection between the original PCIe Device ID defined for the GPU (via a function setting of 0), and the alternate "rebrand" Device ID defined for the GPU (via a function setting of 1).
- **PCIE_CFG:** The function sets electrical characteristics of PCIe lanes, in particular signal amplitude (setting 0). A setting of 0 selects normal (full) signal setting. N18E graphics circuits should strap for this setting (a setting of 1 decreases signal amplitude, available if special concerns require. Consult NVIDIA for guidance).
- **VGA_DEVICE:** This strap in series is used to report the graphics circuit either as a 3D device (class code 0300, designated by a setting of 0) for this strap) or as a VGA device (class code 0300, designated by a setting of 1) in the host system. The 3D Device class code (0300, strap 0) setting is correct for most N18E hybrid system. For more graphics circuits (consult NVIDIA for details on proper bit setting for N18E hybrid solutions).


Strap5,4,3 LLH

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL


1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE




同方国际信息技术有限公司


Title		
66_GPU N18E STRAP		
Size	Document Number	Rev
A	GKXCX7X	A
Date: Friday, September 14, 2018		Sheet 66 of 76





77 同方集成电路技术有限公司			
67 POWER N18E NVDD CONTROL			
Doc	Document Number	Rev	A
Customer	GKXCX7X		
Date:	Tuesday, September 18, 2018	Sheet	67 of 76




Del Q16, Q21

 北京国电南瑞科技股份有限公司		
Title		
69_POWER N18E NVVDD 3PHASE 2/2		
Doc C	Document Number	Rev A
Date: Friday, September 14, 2018		Sheet 69 of 76






FBVDDQ_MEM Discharge





71_POWER N18E FBVDDQ 2PHASE			
Rev	Document Number	Rev	Rev
C	GKXCX7X	1	A
Date	Version	September 26, 2018	Rev


PEX_VDD SW



1V8_AON/1V8_MAIN








Not Used

DGPU POWER SEQUENCE



POWER UP sequence is required:1.8V_AON->1.8V_MAIN->NVVDD->/PEX_DVDD->FBVDDQ_MEM

1.The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.

2.Delay From GPU_1.8VMMAIN_EN to PEX_DVDD/PG_PEX_VDD) must NOT exceed 4ms.

3.Delay From 1.8V_AON to PEX_DVDD/PG_PEX_VDD) must NOT exceed 20ms.

4.The ramp-up overshoot should not exceed the silicon reliability limit voltage

5.Power up NVVDD must be 90% before PEX_DVDD and NVVDDs can start ramp up.

6.Power up 1.8V_AON must be 90% before NV 3.3V ramp up.

7.All 3.3V devices that connect to the GPU must be powered after 1.8V_AON ; GPU can't have any 3.3V leakage path before 1.8V_AON present.

8.FBVDDQ,USB_VPP and 1.8_AON don't need power cycle for GC6

POWER DOWN sequence is required

1.PEX_DVDD must ramp down before NVVDD.

2.The propagation delay between GPU_1.8VMMAIN_EN and the NVVDD_EN pin needs to be less than 1ms during both power down.

3.For GDDR6,VPP must be equal to or higher than FBVDDQ at all time ; use gate logic and discharge circuit as needed.

4.All 3.3V devices that connect to the GPU must be ramp down before +1.8V_AON; GPU can't have any 3.3V leakage path after +1.8V_AON and +1.8V_MAIN power down.

5.Power down PEX_DVDD must be less than 10% before NVVDD can start ramp down.

6.Power down NV 3.3V must be less than 10% before +1.8V_AON can start ramp down.

同方微电子技术股份有限公司			
75_GPU POWER SEQUENCE			
Doc	Document Number	Rev	
Case		A	
Date	Friday, September 14, 2018	Sheet	75 of 75

1. Unmount R176,R177 ,R188 for GDDR6 strap pin
2. Modify VALUE for Q5,Q7,Q9,Q10,Q11,Q12,Q16,Q21,U3,U1
3. Unmount CAP 10U 6.3V 0603
C1140,C1125,C1069,C1145,C1134,C600,C1119,C1113,C601,
C976,C1043,C591,C975,C983,C1044,C1083,C1159,C1042,C1114,
C1112,C734,C1001,C1150,C997,C998,C999,C1148,C1154,C1139,
C1147,C1149,C605,C607,C625,C628,C606,C626,C885,C943,C1228,
C1223,C1185,C1232,C1225,C1191,C1184,C1226,C1229,C1234,C1227,
C1021,C1095,C226,C243,C233,C224,C235,C255,C210,C1021,C1095
4. Mount 22U 6.3V 0603 CAP
C983,C1119,C1145,C1044,C1140,C1112,C1042,C976,C975,C600,
C1150,C1148,C1139,C998,C1001,C885,C943,C1191,C1184,C1185,
C1226,C1228,C1223,C1021,C243,C224,C235,C255,C211,C205,C1021
5. Unmount CAP 1U 10V 0402
C1178,C1111,C1047,C1019,C933,C809,C1155,C1167,C1164,C931,C1073,
C932,C867,C866,C930,C910,C1165,C1170,C1156,C1177,C1176,C849,
C1162,C1182,C899,C1049,C929,C1180,C1006,C821,C937,C848,C1172,C1117,C863,C877
6. Mount 4.7U 6.3V 0402 CAP
C1155,C1178,C1111,C933,C867,C849,C1172,C877,C848
7. R465 40K 0402 change to 40.2K 0402

 同方国际信息技术有限公司

Title		
76_History		
Size A	Document Number	Rev A
GK7CPS		
Date:	Tuesday, September 18, 2018	Sheet 76 of 76